

FIG 2





Fig. 3A



F1G3B





FIG 3C



F1G3D

50cm, 48

07FF	FFFF	2112	h49
07FC	FFFF	2112	h49
07FB	FFFF	2112	h49
07FA	FFFF	2112	h49

91152
- 911821

216

48

212

Scout
Tanner

(ATTOR TRUNCATING 6175 21-27)
(67FC 12344)

5/27/05
Daddy
met 205
255

(OFFC 12345)

REPEATED FOR BACK SIT INK

Sp
segment

(07PC 00004)

170202
020504
012201

(75421 0080)

CREATED FOR EACH BIT PAIR


Sept 27
2015
Wash
DC

(07FP beach)

CPU RAM
ADDRESS
(0820 1234)

(0820 12344)

-57



INTERUPT CONTROLLER





FIG. 6



Hand-drawn block diagram of an interrupt logic circuit. The diagram shows an 'EDGE LOGIC' block with inputs 'INTERRUPT' (labeled 'IAG') and 'CLEAR'. The 'INTERRUPT' input is also connected to a 'MUX' block. The 'EDGE LOGIC' block contains a flip-flop (324), an AND gate (314), an OR gate (320), and a flip-flop (330). The output of the 'EDGE LOGIC' block is connected to the 'MUX' block. The 'MUX' block has two inputs, 'A' and 'B', and its output is labeled '316'. The entire circuit is labeled '318'.

